• Coherent Accelerator Processor Interface (CAPI)

      The Coherent Accelerator Processor Interface (CAPI) eliminates the complexity and overhead of an I/O subsystem. It enables a custom accelerator to operate as part of the coherent fabric of a POWER8 chip or a POWER9 chip. CAPI provides a high-performance solution for the implementation of customer-specific, computation-heavy algorithms on a field-programmable gate array (FPGA).

      For more information about CAPI, see:

      Documents associated to the: Coherent Accelerator Processor Interface (CAPI) category


      PSL Checkpoint Files for the POWER8 CAPI SNAP Design Kit

      The CAPI storage, network, analytics programming (SNAP) enablement framework simplifies FPGA accelerator development. This framework enables application programmers to implement FPGA acceleration and CAPI technology. The power service layer (PSL) checkpoint files provided by IBM are for use with Xilinx Vivado software version 2017.4. They are intended...


      PSL IP Source Files for POWER9 CAPI

      These POWER9 service layer (PSL9) IP source files are provided by IBM for use with the open source CAPI2.0 board support repository https://github.com/open-power/capi2-bsp to create the necessary card specific infrastructure for the Coherent Accelerator Processor Interface version 2.0 (CAPI 2.0). Important Note: These are Advance documents. The...


      PSL Checkpoint Files for the Nallatech POWER8 CAPI Design Kit

      These power service layer (PSL) checkpoint files are provided by IBM for use with the Nallatech design kit for the Coherent Accelerator Processor Interface (CAPI). Important Note: These are Advance documents. The information is subject to change without notice. Contact your IBM representative before finalizing a design based on this documentation....


      PSL Checkpoint Files for the Alpha Data POWER8 CAPI Design Kit

      These power service layer (PSL) checkpoint files are provided by IBM for use with the Alpha Data design kit for the Coherent Accelerator Processor Interface (CAPI). Important Note: These are Advance documents. The information is subject to change without notice. Contact your IBM representative before finalizing a design based on this documentation....


Document Details


Revision Date:
  
  
Associated Categories:   
  


Name Type Size

Provide documentation feedback in Slack (non-confidential)

You are now leaving the IBM Portal for OpenPOWER. In order to request access to the Documentation Feedback channel in Slack please click on the "Request Access" button below. If you already have access, please click "Continue".

Please be aware that this is an Open Feedback Channel where confidential/proprietary information must not be discussed, all conversations are moderated by IBM.

When leaving your feedback please include the posting name:

Shared Link for

                

  

Any user with the link can view this document.

Subscriptions


You are subscribing for "".

Select the desired subscription frequency from the drop-down menu




Unsubscribe


Do you want to unsubscribe from the following category/posting?

""

""

Error in subscribing to the following category/posting:

""

""

Loading...


The document you've clicked requires an access entitlement you don't currently have. To request the access entitlement submit an OpenPOWER Help & Support ticket. When submitting your request select the Subsystem "OpenPOWER_CDA_and_Entitlements" and Component "New_Requests". Also include a link and name of the document of interest.

IBM Portal for OpenPOWER Open Forum in Slack (non-confidential)

You are now leaving the IBM Portal for OpenPOWER. In order to request access to the OpenPOWER Open Forum channel in Slack please click on the "Request Access" button below. If you already have access, please click "Continue".

Please be aware that this is an Open Forum where confidential/proprietary information must not be discussed, all conversations are moderated by IBM.